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CHAPTER VI 
6 1 Summary of the work 
Submlcron gate GaAs MESFET's and GaAlAs/InGa~s pseudomorph~c 
HJFET's are bemg lncreaslngly used In mlcrowave and mllllmeter 
wave appllcatlons In recent years Then potentlal 1s also 
demonstrated by thelr appllcatlon In very hlgh speed dlgltal 
lntegrated clrcults and monollthlc mlcrowave lntegrated clrcu~ts 
(MMICrs) Unfortunately, many problems st111 perslst In the 
electrical performance of these devlces, whlch are mostly 
technology orlented One such anomaly, whlch causes low frequency 
d~sperslon of transconductance and low frequency nolse In these 
devlces has been attributed to presence of defect  s ta le . ;  ~n t h c  
bulk se-nicc>nductoc and at a3tfere7t in,< F f ;lc:*& cr L 1 -re\ c- 
structure The defect k taces, rn acilerc 1 1 f u r  i3t7 1 - 2  
propertles, whlch makes them dlffxult to understdnd both from 
the physlcs and the technology polnts of vlew The correlation 
of the dev~ce mlsbehavlor wlth the physlcal propertles of the 
defect states, would therefore be of lmmense value ln the further 
development of these devlces wlthout such behavioral anornalles 
This doctoral dlssertatlon has attempted to address some of the 
unusual behavlor observed In GaAs MESFET's and pseudomorphlc 
HJFETrs and has trled to associate them wlth deep level 
of the defects with a strong support from experimental 
observations 
TWO deep level characterization techniques, vlz , 
conductance DLTS and transconductance admittance spectroscopy 
were employed to analyze the defects present at the interface 
Reverse surface leakage current measurements performed at 
different temperatures were used to estlmate the activation 
energy of the interface states both in MESFET's and HJFETIS ~ h l s  
slmple measurement technique has helped in the conflrmatlon of 
the presence of a t h m  surface conductlon layer In the ungated 
reglons of the MESFET In the case of the HJFET, the results from 
thls measurement were used to substantlate the presence of 
Interface states wlth a small activation energy located at the 
hetero junction 
In the chapter on MESFET1sf we have shown experimentally the 
existence of surface conductlon channel, between the 
semiconductor and surface passlvating insulator whlch m 
con~unction wlth the exlstmg surface states contributes to the 
observed low-frequency transconductance dispersion in GaAs 
MESFETfs We have confirmed the presence of surface(1nterface) 
electron traps wlth a physically acceptable capture cross sectlon 
and emlsslon actlvatlon energy values from the conductance DLTS 
measurements The presence of the surface conductmg layer 
Influences the capture and emlsslon of electrons from t l w  
interface electron trap The experimental results show 
d~st~nctly different behavior for the capture and emisslon 
Processes as compared to the bulk trap klnetlcs A two 
dlmenslonal interface state band model has been effectively used 
to expla~n the conductance DLTS results 
We have experimentally examlned the effect of deep level 
traps on some of the anomalous effects observed In a commercial 
pseudomorphl~ HJFET The reverse I-V characterlstlcs and AC 
transconductance studies mdlcate the presence of lnterface 
electron traps near the hetero-mterface Conductance DLTS 
measurements performed both In the emlsslon and capture modes, 
have also demonstrated the presence of interface electron traps 
The negatlve 'hole' llke peak observed In the emlsslon mode has 
been attributed to a Strong change In the 2DEG moblllty due to 
the change ln the occupancy of lnterface electron traps The 
model developed to explam the conductance DLTS spectra was also 
effectively used to explaln the low frequency transconductance 
dispersion observed at different temperatures 
The gate metal Schottky contact In MESFETfs and HJEET's show 
the departure from the ldeal metal-semiconductor contact, whlch 
1s quantltatlvely explamed by a non-equlllbrlum steady state 
model The results show that a maxlmum value of ldeallty factor 
1s observed In an lntermedlate value of applled forward blas 
Thls probably ~ndlcates the presence of a peak In the mterface 
state denslty It has also been found that the change I n  the 
barrier helght due to trapplng and detrapplng of the carrlers 
from the mterface states between the metal and the sem~conductor 
1s lndependent of temperature above approximately 300 K 
6 2 Scope for further work 
One of the areas thls d~ssertatlon has not addressed, 1s the 
importance of the technology of device fabrlcatlon to tackle the 
persl~tent problems in the device performance due to lnterface 
states In the case of MESFET's, the chemlcal treatment appl~ed 
to the surface of the substrate prlor to the passlvant deposltlon 
and the growth parameters used during the deposltlon are very 
crltxal In determlnlng the concentration of Interface states In 
the ungated reglons A SyStematlc study of these two aspects of 
devlce processlng to reduce and ultimately ellrnlnate the effect 
of mterface states on the devrce performance wlll consolidate 
the work reported rn thls dlssertatlon 
Slmllar work can be extended In the case of HJFETrs where 
optlmum condltlons of growth are very essential for fabrlcatlng 
dlslocatlon free heterostructures The conductance DLTS technlque 
and a c tranconductance studles can be applled to detect 
quantltat~vely, the presence of lnterface states at different 
hetero-interfaces of the fabricated HJFET 
The determmatlon of lnterface denslty between the metal and 
III-V semlconductor In sub-mlcron gate devlces, purely from the 
forward I-V characterlstlcs IS probably the most effective 
technlque available because the conventional C-V method for ~ t s  
determ~natlon cannot be performed as the changes In the gate 
capacitance wlth applled voltage In these devlces wlll be too low 
to be rellably measured T h ~ s  technlque can be easlly used In the 
dev~ce processlng envrronment to quctnt ltatlvely E stmate t h i  
density of lnterface states at the metal-semiconductor -junctions, 
and thus assess the quallty ok the Schottky c o n t a ~ t s  of s t h m - r  
gate devlces 
